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Abstract
It is a well-known fact that the transportation sector emits a large amount of pollutants
to the atmosphere. The growing need for reducing the carbon footprint has led to sin-
cere efforts being made in the direction of electrification of commercial vehicles, which
conventionally run on by-products of crude oil. The Canadian government is currently
aiming at reducing greenhouse emissions by 30% below the early 2000s levels by the year
2030. This goal has led to major auto manufacturers releasing their respective mod-
els of battery-powered electric vehicles (EVs) completely compliant with the SAE J1772
standards. However, the commercial success of EVs heavily relies on the presence of
high-efficiency charging stations.
This thesis reviews presently available, Level 3/DC fast charging systems, followed by
a brief description and evaluation of DC fast-charging infrastructure. Different power
converter topologies and viable configurations are presented, compared, and evaluated,
based on the power level requirements, efficiency of the topology, cost, and technical
specifications. In this thesis the possibility of employing the Three Phase Three Switch
(TPTS) converter as a single-stage charger for DC fast charging of electric vehicles is
explored.
Control of contemporary three phase power converters, employed in charging infrastruc-
tures, is achieved by Space Vector (SV) based modulation schemes. This thesis proposes
a novel modulation technique for TPTS rectifier. The general SV modulation scheme
xxvii
xxviii
used to control the TPTS is reviewed in this thesis. Numerous switching combinations
possible for different positions of the Zero and Active vectors are derived. Based on
the positions of these vectors in different sectors of the SV diagram, several switching
sequences are presented.
The switching combinations are analyzed to obtain three modulating waves. The new
carrier-based modulation scheme for TPTS is implemented and validated using software
simulation. This new scheme is easier to implement compared to the traditional SV based
modulation technique due to reduced number of mathematical computations. A 1 kW
hardware prototype was built to validate the proposed modulation scheme. This thesis
provides a detailed description about arriving at the proposed modulation scheme for
TPTS from traditional SV modulation scheme. The implementation of the converter and
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Global pollution levels have increased dramatically over the last century. Fossil fuel
powered cars are one of the major contributors for this catastrophe [1]. There have
been efforts made to reduce dependency on fossil fuels. The last decade has seen an
steady rise of Electric Vehicles (EVs) and Hybrid Electric Vehicles (HEVs) available in
the commercial market [2]. Electrification of all means of transportation has gained
considerable traction over the past few years [3]. It has been repeatedly proven that EVs
present a tangible solution to reduce pollution levels worldwide. Apart from aiding in
reduction of pollution they also enable integration to the power grid for Vehicle to Grid
(V2G) applications [4–18].
Though there has been a marked increase in EV and HEV numbers in the last
decade [19–29], the charging infrastructure has not developed at the same rate. Presently,
most of the EVs are charged overnight and they typically take 8 hours to reach full charge.
In order to popularize EVs, it is desirable to charge the battery pack of the EV within
a few minutes. This requires charging stations to have high output power capacity to
rapidly charge the EV.
Chargers are an integral part of EV plug-to-wheels (PTW) drivetrain efficiency.
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The intermediate stage of charging includes the plug-to-battery (P2B) energy flow stage.
Ideally, the PTW efficiency for EVs should be close to 45-50%. The PTW energy flow
includes P2B and battery-to-wheels (B2W) efficiency. In order to improve the PTW
energy-efficiency, a high efficiency, high reliability, high power density, and cost-effective
charger design is mandatory. The terminology “plug-to-wheels (PTW)” for an EV is sim-
ilar to the terminology “tank-to-wheels (TTW)” for a conventional internal combustion
engine (ICE) vehicle, except that in the case of EVs, the fuel tank is replaced by the
battery pack and a plug-in charging unit. Hence, for an EV charging system + drivetrain
system, it is essential to analyze the PTW energy efficiency, of which P2B efficiency is
most important.
Commercial EVs today have on-board chargers, which take input power from an AC
wall outlet. The on-board charger system consists of an AC/DC rectifier, a DC/DC boost
power factor correction stage, and a high-frequency (HF) DC/DC charger converter. It
is clear that this setup leads to 3 conversion stages and facilitates a large loss of power.
Thus, overall PTW energy efficiency is drastically low, and is about the same as that
of conventional, gasoline vehicles. The PTW efficiency of currently available EVs ranges
between 15-20%, when taking AC input from the wall. Several efforts have been made
to miniaturize the onboard charger size, without compromising on charger efficiency and
cost. One technique involves a 2-stage charger, which involves an AC/DC converter with
an interleaved boost stage for PFC, followed by a zero-voltage switching (ZVS) DC/DC
converter. Experiments were carried out on a 3.3 kW battery charger and it was found
that the 2-stage charger had an efficiency of 93.6%. The topology also had an added
advantage of operating over a wide voltage range (200 - 450V) [30].
Literature survey has led to believe that there has been a concerted effort in re-
cent times to further reduce this 2-stage topology to a 1-stage resonant charger, which
inherently possesses a PFC characteristic. This is utilized in the NLG5 charger, devel-
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oped by Brusa Elektronik AG [31]. The presence of only one stage greatly reduces the
task of controlling the charger. Additional attention has been given to ensure that all
the switches operate at zero-current switching (ZCS), which in turn ensures reduction in
losses. This topology not only helps in the reduction of charger size, but also eliminates
the need of a large DC-link capacitor. More recently, control strategies for EV chargers
have been implemented using one of the several digital controllers (DSP, microcontrollers,
or FPGA) [32–35]. Typically, all contemporary EV chargers have a boost converter for
PFC and Ground Fault Circuit Interrupter (GFCI).
Presently, the SAE J1772 standard specifies three levels of charging [36]. The
charging levels are classified by AC and DC charging levels [37], [38]. The parameters of
the charging levels are listed out in Table 1.1. The major features of each charging level
is listed out as follows:
• AC Level 1 Charging: It is the most common household slow-charging method.
For Level 1 charging, no extra facilities are needed. Total initial cost is about $800
USD.
• AC Level 2 Charging: This can be an on-board equipment. Level 2 charging is
most preferred today, since it is quicker and has a dedicated connector. The initial
cost is about $3,000 USD.
• DC Level 3 or DC fast Charging: This option provides the customer the option
to charge in < 1 hour to 15 minutes of charge time. The power system for Level 3
charging is completely off-board. This is purely a commercial fast charging station
and cannot be setup in residential areas. Total initial cost of such a power system
would range between $40,000 USD to $70,000 USD, including initial investment
costs, infrastructure costs, operating and maintenance costs.
From these standards it is clear that, building multiple level 3 or DC fast charging
4








AC Level 1 120 Vac 1 phase 12 A to 16 A 3.3 kW
AC Level 2
208 Vac to 240 Vac 1
phase or 3 phase







DC Level 1 200 Vdc to 500 Vdc 80 A 36 kW
DC Level 2 200 Vdc to 500 Vdc 200 A 90 kW
stations is needed to enable EVs to compete with commercial gasoline vehicles. The DC
fast charging stations will also help alleviate the EV users range anxiety. In order to find
practical charging times, the Nissan LeafsR© 24 kWh Li-ion battery pack is considered [39].
The time to fully charge the battery pack with different charging levels is shown in Table
1.2. Since the available charging levels have been established, it is necessary to review
the power converters being employed in the charging infrastructure. Following sections
provide a brief overview of the topologies meant for charging the batteries of EVs.
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Table 1.2: A 24 kWh battery pack charged with standard EV charging levels (SAE
J1772)
Level Voltage Phase Power Time (h)
AC Level 1 120 Vac 1 phase 1.4 kW 17




DC Level 3 208/415 Vac 3 phase 50 kW 0.5
1.1 DC Fast Charging Converter Topologies
There are a number of power converter topologies available for the purpose of rapid
charging of batteries or ultracapacitors, few feasible options are highlighted in this thesis,
they are:
1.1.1 Unidirectional Boost Converters
The unidirectional boost converter is shown in Fig 1.1, these are employed in situations
where the output voltage has to be boosted up for loads which require higher voltage [40].
The primary goal of using such a boost converter instead of a traditional diode
bridge rectifier is to provide better power factor, to remove harmonics at the input end
and to have an unvarying DC voltage at the output if unwanted perturbations occur at
the AC end. The boost converter has been a popular choice for EV charging due to its
Power Factor Correction (PFC) stage, there have been many control strategies developed
to reduce input current harmonics as well [41].
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Figure 1.1: Unidirectional boost converter [40]
1.1.2 Vienna Rectifier
Another popular power converter topology is the Vienna rectifier as shown in Fig. 1.2.
This too is a popular choice when the aim is to achieve high power factor and to attain
lower harmonic distortion [42–54]. As shown in Fig. 1.2 there is only one active switch per
phase which makes the Vienna rectifier easier to control and makes it more dependable.
This is essentially a pulse width modulated converter, the boost inductors present at the
input help in power factor correction [55]. Basically, the stored energy acquired by the
inductor when the switch is OFF is transmitted to the load via the diodes whenever the
switch is turned ON. The advantages of employing this topology includes the absence of a
neutral point connection and the lack of auxiliary commutation circuits which eliminate
dead time problems.
1.1.3 AC/DC Reduced-switch Buck-Boost Converter
The main highlight of this topology is that its inexpensive, has less number of switches
and most importantly since this is a buck-boost converter, output voltage can be varied
over a wide range. The topology is as shown in Fig 1.3. There have been a few three
phase front end rectifiers proposed but they are mostly boost converters which do not
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Figure 1.2: Schematic of a Vienna rectifier [55]
Figure 1.3: 3-phase AC/DC buck-boost converter [56]
allow variation of voltage over wide ranges. This converter topology can operate in buck
mode when the duty ratio is below 0.5 and in boost mode when the duty ratio is above
0.5 [56].
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Figure 1.4: 3-phase SWISS rectifier with LC input filter [57]
1.1.4 Swiss Rectifier
The swiss rectifier is a three phase buck derived power converter. This topology has
been considered for EV battery charging [57]. This topology enables wide output voltage
range along with the inherent Power Factor Correction (PFC) capability. The swiss
rectifier converter topology combines a buck derived DC/DC converter along with a third
harmonic current introducing circuit [58–67]. For a power converter of 7.5 kW rating an
efficiency of 96.5% was achieved.
1.1.5 Three Phase Three Switch Rectifier
The Three Phase Three Switch Rectifier (TPTS) is yet another buck derived three phase
rectifier converter topology [68–83]. The TPTS has only three active switch and has
four diodes in each leg. A TPTS rectifier is a very good candidate for fast charging
applications, due to its high efficiency and wide output voltage range [84].
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Figure 1.5: Three Phase Three Switch Rectifier [68]
1.2 Motivation
Fast Charging (FC) stations for Electric Vehicles (EV) are gaining popularity as it has
become evident that all modes of transportation will be electrified in the not so distant
future. The lack of range in the currently available electric vehicles have also fueled the
need for these quick charging stations. The typical power levels of these FC stations are 50
kW and above, these are generally an off-board structure. Three phase front end rectifiers
are a preferred choice of power converter for these FC stations. Though many topologies
have been proposed as a suitable candidate for this charging station, the task of selecting
a single-stage high efficiency power converter for this purpose is challenging. This thesis
focuses on the Three Phase Three Switch (TPTS) rectifier which is a good candidate for
the FC station due to its high efficiency and its wide output voltage variation.
The Space Vector (SV) based modulation technique has been a very popular choice
for the operation and control of the TPTS converter. Though SV modulation has several
benefits, implementation is rather tedious due to presence of trigonometric functions in
dwell time calculations. This thesis introduces a simplified carrier based modulation
schemes which can be implemented without dealing with complicated transformations
and solving trigonometric equations. Apart from generation of the simplified carrier
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wave, this thesis also focuses on the detailed hardware implementation of the converter.
1.3 Thesis Scope
Three phase rectifiers are currently being employed in Level 3/DC Fast charging stations.
Space vector based modulation techniques are quite popular for these rectifiers. This the-
sis aims to reduce the complexity involved in implementing space vector based modulation
technique for Three Phase Three Switch rectifier. The specific issues addressed by this
thesis are stated below:
1. Identification of possible switching patterns for TPTS which enable generation of
carrier-based modulation scheme
2. Comparing traditional SV scheme and the proposed carrier-based technique for
TPTS depending on resource utilization on digital controllers
3. Investigating the possibilities of employing TPTS converter controlled by the pro-
posed modulation scheme for Level 3 charging of EV batteries
1.4 Chief Research Contributions
Following are the chief contributions of this thesis:
• A new line current vector based space vector diagram is introduced: A
simple space vector diagram is constructed using line currents of the converter. The
line current quantity is a hypothetical construct which is obtained by the difference
of phase currents. The six line current vectors are generated from the grid three
phase currents. Each line current is the resultant of two phase currents obtained
due to the active and zero states of the converter in a switching time period. The
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diagram is split into twelve equal subsectors and dwell times are calculated for each
of them.
• Carrier-based modulation scheme is proposed: The proposed modulation
scheme does not require sector identification or trigonometric computations. The
proposed modulation technique generates the modulating waves based on the maxi-
mum, middle and minimum values among the grid three phase voltages. The carrier-
based modulation approach greatly reduces the required computational effort and
hence can be implemented using inexpensive digital controllers. The comparison of
resource utilization between the traditional space vector based modulation and the
proposed modulation technique is highlighted.
• Identification of switching patterns which resulted in carrier-based mod-
ulation schemes: Multiple switching patterns which enable carrier generation
are identified for the TPTS converter. Specific arrangement of available active
and zero vectors in a switching time period resulted in eleven switching patterns.
From the available switching patterns, three were chosen to generate modulating
waves based on the condition that, in switching time period Ts, none of the three
phases switch more than once. All three proposed carrier-wave based modulation
schemes are compared with existing space vector based modulation scheme in terms
of converter efficiency and microcontroller resource utilization. Efforts are made to
determine the best scheme among the proposed modulation techniques based on
converter efficiency.
• Hardware design, validation and comparison of proposed modulation
schemes: The proposed modulation schemes are tested on a 1 kW prototype of
the TPTS converter. The simulation and experimental results are compared and
detailed efficiency analysis of all three modulation schemes are carried out. The
converter is tested at different modulation indices, while drawing a maximum cur-
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rent of 5 A and a input voltage of 245 Vl−l,peak, to validate the proposed modulation
scheme. Hardware component details are provided along with their specifications.
1.5 Outline of the thesis
Chapter 1 begins with by listing chief motives for the dire need to build DC fast
charging stations. It also briefly mentions the latest technologies and standards available
today to charge batteries in EVs. Various power electronic topologies considered for
charging purposes were given a cursory introduction.
Chapter 2 presents the development of the Three Phase Three Switch rectifier
from single phase rectifier buck topology. This chapter also give details about the active
and zero states. A short description of the Space Vector diagram obtain from line current
vector is given here.
Chapter 3 provides details about the Space Vector based modulation scheme. The
space vector diagram is split into subsectors and the dwell times for these subsectors is
provided. All switching patterns that can be utilized are also presented
Chapter 4 introduces a carrier based modulation scheme approach for the TPTS
converter. Multiple modulating waves are established and a generalized expression to
generate each modulating wave is illustrated.
Chapter 5 covers the Hardware and Software blocks used while implementing the
carrier based modulation. Details about each component/device used for implementation
is provided.
Chapter 6 provides the simulation and experimental results of the TPTS con-
verter. Efficiency analysis for different carrier waves is done along with details about loss
distribution is furnished.
13 1.5. Outline of the thesis
Chapter 7 has the conclusion of the entire thesis along with few suggestions for
future work.
Appendix A lists out all the publications from this research work.
Appendix B lists out the standards available for charging purposes.
Appendix C provides the codes written in C language used in implementing the
modulation scheme in the microcontroller.
Appendix D has the schematics used in fabricating the Printed Circuit Boards.





In this chapter, the focus will lie on the development of Three-Phase Three-Switch
(TPTS) converter topology from single phase rectifier buck topology. The active and
zero states of this converter are defined. Succeeding chapters will use these states to
establish the proposed space vector modulation scheme.
2.2 Three Phase Three Switch Rectifier
As seen in the previous chapter, there are multiple power converter topologies which can
be considered as good candidates for developing a DC fast charging station.
The chief characteristics which make any given power converter ideal for DC fast
charging are:
15
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• High power density
• Wide input voltage range (300 V to 600 V)
• Minimum filter requirements
• Single stage power converter with high efficiency over wide output power range
• Should withstand unbalance in input voltages
• Should be capable of scaling up or capable of interleaving
As seen in the previous chapter, there are many single phase topologies [85] and
three phase topologies [40] which can be considered as the power converter for DC fast
charging station.
In this thesis the Three Phase Three Switch (TPTS) rectifier is the topology under
consideration. The reduced number of switching components in the TPTS converter
helps in minimizing switching losses. The converter was derived from three single phase
buck rectifiers as shown in Fig 2.1a. These were employed as power supply units for
telecommunication equipments. These units were designed to operate over a wide range
of input voltages (208 Vrms to 480 Vrms). The efficiency of these power supply units were
low due to multiple rectifier stages. The development of the TPTS from single phase
rectifier-buck converters is shown in Fig 2.1.
17 2.2. Three Phase Three Switch Rectifier
Figure 2.1: (a) Three single phase rectifier and buck converter stages used for telecom-
munications power supplies;(b) Three Phase Three Switch Topology derived from the
multi stage rectifier topology
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2.3 DC-DC Converter Model
In order to analyze the operation of the three phase converter the DC-DC equivalent
model is considered as shown in Fig. 2.2. The equations governing this equivalent buck
converter are provided below [84].













The input three phase voltages across the input capacitors are VCF,A , VCF,B and VCF,C .
The dwell times for switch states sA, sB, sC = (110) and sA, sB, sC = (101) is given by
T101 and T110. The buck DC-DC stage output voltage is given by the following equation:
Vo = T101(VCF,A − VCF,C ) + T110(VCF,A − VCF,B) (2.3)
The differential equations obtained due to AC perturbations are transformed from
time domain to s-domain using Laplace transformation. The transfer function such as vo
m̃
is computed.
Figure 2.2: DC-DC Equivalent Model of TPTS Converter
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2.4 Assumptions
All calculations performed in this chapter will be according to the following assumptions:
• The three phase input voltages are given by:









• The input grid voltage is balanced
• A constant output DC current IDC and a constant output DC voltage VO is con-
sidered for different modes of operation
2.5 Active and Zero States of TPTS
As the input voltages are symmetric the converter states can be analysed for a π
6
duration.
All the switching states of the IGBTs can be represented by Si where i = A,B,C. The
switching function si, s = 0 represents the off-state of the IGBT and si, s = 1 represents
the on-state. A switching state of the converter can be represented by j = (sA, sB, sC). All
the switching states and the polarity of the DC current through the legs of the converter
are shown in Table 2.1.





as shown in Fig 2.5. The zero states of the converter are shown in Fig 2.4. These four
zero states are common to the converter throughout 2π duration.
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sA sB sC iA iB iC
0 0 0 0 0 0
0 0 1 0 0 0
0 1 0 0 0 0
1 0 0 0 0 0
0 1 1 0 +IDC −IDC
1 0 1 +IDC 0 −IDC
1 1 0 +IDC −IDC 0
1 1 1 +IDC 0 −IDC
Figure 2.3: Active states of the TPTS converter between π2 and
2π
3
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Figure 2.4: Zero states of the TPTS converter which are common to all subsectors
Figure 2.5: Three Phase input voltages between π2 and
2π
3
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2.6 Space Vector Diagram
2.6.1 Conventional Space Vector Modulation Scheme
The Conventional Space Vector Modulation Scheme (CSVMS) for TPTS assumed a si-
nusoidal shape of mains supply along with constant DC inductor current and constant
output voltage. Following are the important features of SV diagram of TPTS listed out
in literature which have to be considered while formulating the modulation scheme
• Presence of four zero states, sj = (000) = (100) = (010) = (001) as shown in Fig.
2.4, these zero states are common for all sectors
• During some of the active states, when all the three switches are in ON state, one
of the phases might be redundant, for example, for subsector Sec1b we have sj =
(111) = (101) as shown in Fig. 2.7b. It is to be noted that, the active states vary
within each subsector depending on the position of the voltage vector, due to which
TPTS will always operate at power factor values closer to unity. Unity Power Factor
operation ensures that TPTS is suitable for many grid connected applications
• Use of only symmetrical switching state sequences for all the analysis, as the input
filter capacitor ripple was much lower for symmetrical sequences when compared
with asymmetric sequences, for the same frequency of operation
The line current resultant vector for active states in each switching sequence is
shown in Fig 2.6. The magnitude of the resultant is
√
3IDC . The individual line current




is shown in Fig 2.6. All the resultant line current vectors
obtained for different durations are reconstructed back to form the space vector diagram
as shown in Fig 2.7a.
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Figure 2.6: Active states along with the resultant line current vectors
2.6.2 Generation of Resultant Line currents
In order to generate a suitable space vector diagram, it is crucial to determine the resultant
line current vectors for each subsector. In Fig 2.6, we can see that for a switching state 110,
the DC current IDC has a positive polarity through phase A and negative polarity through
phase B. Similarly, during switching state 011, IDC has a positive polarity through phase
B and negative polarity through phase C. It is important to note that during switching
state 111, IDC has a positive polarity through phase A and negative polarity through
phase C. This is due to the position of voltage vectors in subsector 1a where Va > Vb >
Vc, Va is the greatest value and Vc is the least value in this subsector as seen in Fig 2.7c.




Figure 2.7: (a) Space Vector Diagram formed by line currents; (b) Switching states
in subsector 1a and subsector 1b; (c) Location of various subsectors in a 2π duration
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2.6.3 Generation of Line Current Vectors I1 to I6
As seen in Fig 2.7a the generated space vector diagram consists of six line to line current
vectors. From Fig 2.7b it is clear that the switching state (111) is equivalent to different





the state (111) is equal to state (101) resulting in the generation of line to line current
vector I2. Similarly, from switching state 110, we get the line to line current vector I1. All
the line to line currents generated from the subsector along with the switching state are
listed out in Table 2.2. It can be seen from Fig 2.8 and Fig 2.9 that when the grid voltage
reference vector is in a particular subsector only three active line to line current vectors
can be synthesized. Switching states 110, 011, 101 and 111 for subsector 1a produce line
to line current vectors I1, I3 and I2 as shown in Fig 2.8d, Fig 2.8f, Fig 2.8h and Fig 2.8j.
Similarly, switching states 110, 011, 101 and 111 for subsector 6b produce line to line
current vectors I1, I6 and I2 as shown in Fig 2.9d, Fig 2.9f, Fig 2.9h and Fig 2.9j.









1a 110 IAB I1
1a 101 IAC I2
2b 011 IBC I3
3a 110 IBA I4
5a 101 ICA I5
4b 011 ICB I6











Figure 2.8: Line current vectors produced in subsector 1a











Figure 2.9: Line current vectors produced in subsector 6b
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2.7 Discussion
After examining the various operating states of the TPTS converter we can arrive at the
following conclusions:
• There is a marked improvement in the energy conversion efficiency of the TPTS
converter compared to the three individual single phase rectifier-buck topology
• The wide input voltage range is suitable for employing this converter for EV charg-
ing applications
• The space vector diagram of the converter was formed from input line to line cur-
rents
• The line to line current quantities were generated due to the positions of phase
current vectors during various active states of the converter
2.8 Summary
In this Chapter, the TPTS topology along with its active and zero states were explained.
The derivation of the topology from single phase converter stages was highlighted. De-
tailed explanation of the space vector based modulation scheme along with possible
switching patterns for this converter will be explained in the following chapter.
Chapter 3
Space Vector Based Switching
Pattern
3.1 Introduction
Space vector based approach to modulation is explained in this chapter. The various
switching sequences possible which can be employed in space vector based Pulse Width
Modulation (PWM) for TPTS are introduced and discussed. The proposed scheme em-
ploys line current vectors to construct the space vector diagram. The PWM pulses
generated by this scheme are replicated by simple carrier-based modulation scheme in
the next chapter.
3.2 Space Vector Modulation Scheme
Space Vector modulation scheme has been traditionally used to control three phase power
converters [86–100]. Space Vector modulation scheme for TPTS has been exhaustively
dealt with in the literature. The space vector diagram formed by the input line currents
29
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Figure 3.1: Schematic of Space
Vector diagram with sub sectors
Figure 3.2: (a) Current space vector switching
patterns, (b) Space vector decomposition
is shown Fig 3.1. There are six line current vectors formed (I1..I6),
π
3
is the angle between
consecutive vectors, the generated six sectors are further divided into equal sub-sectors.
The reason behind this division is due to the fact that considering a switching pattern,
state (111) is equivalent to different switching states in every sub-sector as shown in Fig
3.2a, where I1 and I2 are the active vectors and I0 is the zero vector
The current vectors (I1 to I6) corresponding to all the six line current vectors are
shown in Fig 3.1, each sector, s, is further divided into subsectors (Secsa and Secsb) ,
where s=1..6. The dwell time calculation for sector 1 is shown in Fig 3.2b.
−→
I1 lies along




I2 . The dwell times T1 and T2 are found out using
current-second balance as given in (3.1), where, “s” is the sector number (1..6). Upon
writing (3.1) in terms of Iα and Iβ we get (3.2). Solving for T1 and T2 and simplifying, we
get (3.3), where IR is the radius of the SV diagram formed by line currents as shown in
Fig 3.1 and is equal to
√
3IDC , where IDC is the DC-link current at the output of TPTS.
Finally, substituting for Iα and Iβ in terms of phase currents IA,IB and IC , will result in
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the dwell times for all sectors and it is summarized in Table 3.1.
Ts
−→
Is = T1IR∠((s− 1) ·
π
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There are numerous switching pattern combinations possible for the converter.
Switching patterns which start with vector I0 (zero vector) are listed in the following
sections. It has to be noted that, in subsectors of a particular sector the zero states
remain same.
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Figure 3.3: (a) Switching Pattern I in Subsector 1a; (b) On-times of all the three
phases in Subsector 1a; (c) Switching Pattern I in Subsector 1b; (d) On-times of all the
three phases in Subsector 1b
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Figure 3.4: (a) Switching Pattern II in Subsector 1a; (b) On-times of all the three
phases in Subsector 1a; (c) Switching Pattern II in Subsector 1b; (d) On-times of all
the three phases in Subsector 1b
3.4 Switching Pattern II
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Figure 3.5: (a) Switching Pattern III in Subsector 1a; (b) On-times of all the three
phases in Subsector 1a; (c) Switching Pattern III in Subsector 1b; (d) On-times of all
the three phases in Subsector 1b
3.5 Switching Pattern III
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Figure 3.6: (a) Switching Pattern IV in Subsector 1a; (b) On-times of all the three
phases in Subsector 1a; (c) Switching Pattern IV in Subsector 1b; (d) On-times of all
the three phases in Subsector 1b
3.6 Switching Pattern IV
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Figure 3.7: (a) Switching Pattern V in Subsector 1a; (b) On-times of all the three
phases in Subsector 1a; (c) Switching Pattern V in Subsector 1b; (d) On-times of all
the three phases in Subsector 1b
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Figure 3.8: (a) Switching Pattern VI in Subsector 1a; (b) On-times of all the three
phases in Subsector 1a; (c) Switching Pattern VI in Subsector 1b; (d) On-times of all
the three phases in Subsector 1b
3.8 Switching Pattern VI
39 3.9. Switching Pattern VII
(a)
ON Times for Subsector 1a






T1 + T2 =
Ts
IDC






ON Times for Subsector 1b










Figure 3.9: (a) Switching Pattern VII in Subsector 1a; (b) On-times of all the three
phases in Subsector 1a; (c) Switching Pattern VII in Subsector 1b; (d) On-times of all
the three phases in Subsector 1b
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Figure 3.10: (a) Switching Pattern VIII in Subsector 1a; (b) On-times of all the three
phases in Subsector 1a; (c) Switching Pattern VIII in Subsector 1b; (d) On-times of all
the three phases in Subsector 1b
3.10 Switching Pattern VIII
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Figure 3.11: (a) Switching Pattern IX in Subsector 1a; (b) On-times of all the three
phases in Subsector 1a; (c) Switching Pattern IX in Subsector 1b; (d) On-times of all
the three phases in Subsector 1b
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Figure 3.12: (a) Switching Pattern X in Subsector 1a; (b) On-times of all the three
phases in Subsector 1a; (c) Switching Pattern X in Subsector 1b; (d) On-times of all
the three phases in Subsector 1b
3.12 Switching Pattern X
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Figure 3.13: (a) Switching Pattern XI in Subsector 1a; (b) On-times of all the three
phases in Subsector 1a; (c) Switching Pattern XI in Subsector 1b; (d) On-times of all
the three phases in Subsector 1b
3.13 Switching Pattern XI
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3.14 Discussion
After evaluating all the possible switching patterns for TPTS we can arrive at the fol-
lowing conclusions:
• There are four zero states and they can be used interchangeably during switching
patterns
• It can be seen that in Patterns I, II and III none of the phase switches more than
once in a Ts duration
• It can also be noted that the switching state (111), when all the switches are ON, is
equivalent to either the state (110) or (101). This property of the converter provides
these combinations
3.15 Summary
In this Chapter, a space vector based modulation scheme was introduced and explained.
The space vector diagram was constructed using input line currents. The space vector
diagram consists of twelve subsectors. All the possible switching combinations possible in
the first two subsectors were illustrated along with the corresponding on-times for all the
three phases. The generation of modulating waves based on selected switching patterns
will be shown in the next chapter.
Chapter 4
Carrier Based Modulation Schemes
4.1 Introduction
As seen in the earlier chapter, space vector based modulation scheme has always been the
popular choice for control of TPTS converter. The implementation of this modulation
scheme is tedious due to the mathematical computations involved. In this Chapter, a
simpler carrier based modulation scheme is introduced.
4.2 Selection of Switching Pattern
In conventional space vector based modulation scheme, as seen in chapter 3, placement
of active and zero vectors within a switching time period coupled with the selection of
redundant vectors, leads to multiple PWM schemes. Rearrangement of active and zero
vectors in space vector modulation scheme for TPTS, leads to multiple switching patterns.
A subset of these switching patterns can be used to generate carrier waves.
In chapter 2 it was shown that the TPTS converter has four zero vectors obtained
from the following states, sj = 000, 001, 010, 100, which are common to all subsectors.
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The available active vectors are represented by the following states, 110, 101, 011 and
111. The TPTS converter also has a redundant active vector got from the state 111.
In order to derive carrier waves from the space vector modulation schemes for TPTS
converter, following conditions have to be met:
• In switching time period, Ts, none of the three phases should switch more than once
• The redundant active state is placed in the center of the symmetric switching pat-
tern and should always be employed
• The other active state is placed beside the redundant state
It can also be observed that, in the switching sequences generated from these con-
ditions, using zero states 100, 010, and 001 leads to one of the phases to be clamped.
Various switching patterns in subsectors 1a and 1b, which conform to the conditions
mentioned earlier are listed in Table 4.1. Following sections provide details related to the
carriers generated from these switching patterns.





T0 T2 T1 T1 T2 T0
Subsector 1b
T0 T1 T2 T2 T1 T0
I 100 101 111 111 101 100 100 110 111 111 110 100
II 001 101 111 111 101 001 010 110 111 111 110 010
III 000 101 111 111 101 000 000 110 111 111 110 000
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4.3 Switching Pattern I
In order to generate a suitable modulating wave which can be compared with a triangle
carrier, switching pattern I is selected as shown in Fig 4.1c, the switching sequence in
the first sector is shown. It has to be noted that, in the selected switching pattern none
of the three phases changes more than once in a Ts duration, this criteria has to be met
to enable a simplistic generation of the modulating wave. Patterns I, II and III meet
the criteria. This switching pattern has an charasteristic feature of clamping one of the
phase in Ts duration.
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Figure 4.1: (a) Subsector 1a highlighted in the input voltage waveforms; (b) Subsector
1a as seen in the space vector diagram; (c) The switching pattern selected; (d) The on-
times of the switches
4.3.1 Subsector 1a
The on-times for all the switches in subsector 1a can be calculated as shown in Table
4.1d.
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Figure 4.2: (a) Subsector 1b highlighted in the input voltage waveforms; (b) Subsector
1b as seen in the space vector diagram; (c) The switching pattern selected; (d) The
on-times of the switches
4.3.2 Subsector 1b
The on-times for all the switches in subsector 1b can be calculated as shown in Table
4.2d.
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Figure 4.3: (a) Subsector 2a highlighted in the input voltage waveforms; (b) Subsector
2a as seen in the space vector diagram; (c) The switching pattern selected; (d) The on-
times of the switches
4.3.3 Subsector 2a
The on-times for all the switches in subsector 2a can be calculated as shown in Table
4.3d.
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Figure 4.4: (a) Subsector 2b highlighted in the input voltage waveforms; (b) Subsector
2b as seen in the space vector diagram; (c) The switching pattern selected; (d) The
on-times of the switches
4.3.4 Subsector 2b
The on-times for all the switches in subsector 2b can be calculated as shown in Table
4.4d.
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Figure 4.5: (a) Subsector 3a highlighted in the input voltage waveforms; (b) Subsector
3a as seen in the space vector diagram; (c) The switching pattern selected; (d) The on-
times of the switches
4.3.5 Subsector 3a
The on-times for all the switches in subsector 3a can be calculated as shown in Table
4.5d.
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Figure 4.6: (a) Subsector 3b highlighted in the input voltage waveforms; (b) Subsector
3b as seen in the space vector diagram; (c) The switching pattern selected; (d) The
on-times of the switches
4.3.6 Subsector 3b
The on-times for all the switches in subsector 3b can be calculated as shown in Table
4.6d.
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Ton,C T0 + T1 + T2 = Ts
(d)
Figure 4.7: (a) Subsector 4a highlighted in the input voltage waveforms; (b) Subsector
4a as seen in the space vector diagram; (c) The switching pattern selected; (d) The on-
times of the switches
4.3.7 Subsector 4a
The on-times for all the switches in subsector 4a can be calculated as shown in Table
4.7d.
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Ton,C T0 + T1 + T2 = Ts
(d)
Figure 4.8: (a) Subsector 4b highlighted in the input voltage waveforms; (b) Subsector
4b as seen in the space vector diagram; (c) The switching pattern selected; (d) The
on-times of the switches
4.3.8 Subsector 4b
The on-times for all the switches in subsector 4b can be calculated as shown in Table
4.8d.
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Ton,C T0 + T1 + T2 = Ts
(d)
Figure 4.9: (a) Subsector 5a highlighted in the input voltage waveforms; (b) Subsector
5a as seen in the space vector diagram; (c) The switching pattern selected; (d) The on-
times of the switches
4.3.9 Subsector 5a
The on-times for all the switches in subsector 5a can be calculated as shown in Table
4.9d.










T1 + T2 =
Ts
IDC




Ton,C T0 + T1 + T2 = Ts
(d)
Figure 4.10: (a) Subsector 5b highlighted in the input voltage waveforms; (b) Sub-
sector 5b as seen in the space vector diagram; (c) The switching pattern selected; (d)
The on-times of the switches
4.3.10 Subsector 5b
The on-times for all the switches in subsector 5b can be calculated as shown in Table
4.10d.
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Figure 4.11: (a) Subsector 6a highlighted in the input voltage waveforms; (b) Sub-
sector 6a as seen in the space vector diagram; (c) The switching pattern selected; (d)
The on-times of the switches
4.3.11 Subsector 6a
The on-times for all the switches in subsector 6a can be calculated as shown in Table
4.11d.
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Figure 4.12: (a) Subsector 6b highlighted in the input voltage waveforms; (b) Sub-
sector 6b as seen in the space vector diagram; (c) The switching pattern selected; (d)
The on-times of the switches
4.3.12 Subsector 6b
The on-times for all the switches in subsector 6a can be calculated as shown in Table
4.12d.
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Analyzing the on-times for all of the subsectors, we arrive at a generalized expres-
sion for the on-times Ton,maxAbs, Ton,midAbs and Ton,minAbs of ImaxAbs, ImidAbs and IminAbs
as given by (4.1) - (4.3), where ImaxAbs, ImidAbs and IminAbs respectively represent the
maximum, middle and minimum amplitudes of the absolute values of the three-phase
reference currents. It can be deduced from these generalized expressions that the phase
with the maximum absolute amplitude is always clamped for Ts duration.
Ton,maxAbs = Ts (4.1)








4.4 Switching Pattern II
The switching pattern is shown in Fig 4.13. The on-times Ton,A, Ton,B, Ton,C for all the
three phase currents IA, IB and IC and for sub-sector 1a is given by (4.4) - (4.6) and for
sub-sector 1b is given by (4.7) - (4.9).
Ton,A = T2 + T1 =
Ts
IDC








Ton,C = T0 + T1 + T2 = Ts (4.6)
Ton,A = T1 + T2 =
Ts
IDC




Ton,B = T0 + T1 + T2 = Ts (4.8)




Scrutinizing the on-times for this switching pattern, we arrive at a generalized expression
for the on-times Ton,maxAbs, Ton,midAbs and Ton,minAbs of ImaxAbs, ImidAbs and IminAbs are
given by (4.10) - (4.12), where ImaxAbs, ImidAbs and IminAbs respectively represent the
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(a) (b)
Figure 4.13: Switching Pattern II in Subsectors 1a and 1b
maximum, middle and minimum amplitudes of the absolute values of the three-phase
reference currents. It has to be noted that in this pattern, the phase with the minimum
absolute amplitude, in a particular sub-sector, is always clamped for Ts duration.








Ton,minAbs = Ts (4.12)
4.5 Switching Pattern III
The switching pattern is shown in Fig 4.14. The on-times Ton,A, Ton,B, Ton,C for all the
three phase currents IA, IB and IC and for sub-sector 1a is given by (4.13) - (4.15) and
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(a) (b)
Figure 4.14: Switching Pattern III in Subsectors 1a and 1b
for sub-sector 1b is given by (4.16) - (4.18).
Ton,A = T2 + T1 =
Ts
IDC
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Inspecting the on-times we arrive at a generalized expression for the on-times Ton,maxAbs,
Ton,midAbs and Ton,minAbs of ImaxAbs, ImidAbs and IminAbs are given by (4.19) - (4.21), where
ImaxAbs, ImidAbs and IminAbs respectively represent the maximum, middle and minimum
amplitudes of the absolute values of the three-phase reference currents. This pattern
differs from pattern I and II, it can be observed that none of the phases are clamped in
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any subsector.













All the ON-times of the three modulating waves can be compared as seen in Table 4.2.
The following can be inferred from their comparison:
• Pattern I and II have one of their phases clamped but in pattern III none of the
phases are clamped
• Switching losses are higher in pattern III compared to both pattern I and pattern
II
• In pattern II, it is sufficient to detect the minimum phase as the maximum and mid
phases remain unchanged; hence this pattern is easiest to digitally implement
• The middle phase remains unchanged in all patterns
• In pattern I it is important to detect the maximum and the middle phase
• In pattern III the maximum and minimum phases have to be found out for carrier
wave generation
The algorithm describing the generation and the implementation details are pro-
vided in the following chapters.
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In this Chapter, three switching patterns were selected which enabled the generation of
suitable modulating waves. Complete switching sequence of pattern I through all the
subsectors was illustrated along with their corresponding on-times for all three phases.
Similarly, it was found that pattern II and III were also suitable for carrier generation
as none of the phases switch more than once during Ts period. The reason behind not
selecting patterns IV to XI for carrier wave generation was justified. In the next Chap-






In the previous chapter three carrier waves were generated based on three switching
combinations. In this chapter the hardware and software used to practically implement
the modulation scheme for the TPTS are presented.
Figure 5.1: Hardware and Software needed to implement the modulation scheme
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Table 5.1: Active and Passive Components/Devices Used
Components Specification
Grid Simulator NHR 9410 12 kW
DC Electronic Load Chroma 63804
IGBT Sx IXYH50N120C3, 1200 V, 50 A
Diode Dx STTH75S12, 1200 V, 75 A
Input Inductor Li 230 µH, 100 mΩ
Input Capacitor Ci 6.8 µF, 760 VDC
Output Inductor Lo 1 mH, 10 ADC
Output Capacitor Co 150 µF, 450 VDC
Voltage Sensor LV 20-P, 500 VDC
Op Amp MCP6241










This section describes the role played by each hardware component used to realize the
charging station. The hardware and software division is shown in Fig 5.1. All the
components/devices used are listed in Table 5.1. Details related to each major hardware
component is provided in the following subsections.
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Figure 5.2: Hardware configuration of TPTS
5.2.1 Grid Simulator
In the current hardware setup NHRs 9410 Regenerative Grid Simulator [101] is being
used. In order to validate the modulation scheme, it is necessary to use a controllable
three phase voltage source. The 9410 was used to generate 100 Vpeak three phase voltage
to test the converter. The grid simulator provides the flexibility of testing TPTS with
various input voltages.
5.2.2 Voltage Sensor and Analog Front End
The voltage sensor detects the three phase voltages from the grid simulator. The setup
uses an Hall effect sensor called LV 20-P [102]. The sensor can measure upto 500 VDC . The
output of the sensor has to be suitably scaled down before feeding it to the microcontroller.
The sensed voltages are processed through an analog front end as shown in Fig 5.3. The
opamp being used is MCP6241 [103], it supports rail-to-rail input and output swing. This
is essential to accurately scale down the sensed voltage to desirable levels. The input and
output resistors of the voltage sensor were selected to produce a peak-to-peak maximum
voltage of 10 V. The opamp stage in Fig 5.3a scales the sensed voltage by a factor of 1
3
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Figure 5.3: Analog Front End for the controller
Figure 5.4: Isolated Gate Driver
and the offset of 1.65 V is provided from opamp stage as shown in Fig 5.3b.
5.2.3 Gate Driver
In order to provide isolation between the control circuit and the power stage of the
converter, an optically isolated gate driver TLP350 [104], is used. It operates at a voltage
of 15 V to 30 V and provides maximum output current of 2.5 A. The schematic of the
gate driver is shown in Fig. 5.4. The output of the microcontroller is connected across
pins 2 and 3 of the gate driver. The supply voltage is provided to pin 8 of the gate driver.
The isolated PWM pulses are taken at pin 6 with respect to the ground pin 5.
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Figure 5.5: TPTS individual converter leg
Figure 5.6: TPTS converter
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5.2.4 TPTS Converter Leg
The TPTS converter in the hardware setup consists of three individual Printed Circuit
Boards (PCBs) as shown in Fig 5.5. These legs are combined to form the converter
as shown in Fig 5.6. The DC link inductors L1 and L2 can also be seen in the Fig
5.6. The IGBT used here is the IXYH50N120C3 [105] with a maximum current carrying
capacity of 50 A and maximum operating voltage of 1200 V. The legs also have diodes
, STTH75S12 [106], with a maximum current carrying ability of 75 A and a maximum
blocking voltage of 1200 V.
5.2.5 DC Electronic Load
In order to emulate the characteristics of an energy storage system Chromas Programmable
AC/DC Electronic Load 63804 is used [107]. The load is operated in the constant current
mode. The carrier based modulation scheme was tested at various modulation indices
and for different constant current values.
5.3 Software
The software section of the setup helps in performing all the calculations necessary to
generate the carrier waves and also produces the PWM pulses. Following sections provide
details about the various functions of the software.
5.3.1 Microcontroller
The Texas Instruments TMS320F28069 PiccoloTM microcontroller was selected. This is
a relatively popular and low cost microcontroller. The C2000TM LaunchPadXL is the
evaluation board for the microcontroller [108]. The microcontroller features a 32-bit CPU,
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along with 256KB of Flash and 100KB of RAM. The microcontroller runs on an 3.3 V
power supply. All the voltage signals received by the microcontroller should be between
the values of 0 V or 3.3 V. All the mathematical operations executed in the following
sections are performed inside the core of this microcontroller. The voltage signals from
the Analog Front End reach the microcontroller, the TMS320F28069 has unipolar ADCs,
therefore all the scaled signals from the grid simulator were provided with a positive offset
of 1.65 V. Following sections provide insight into the means to synchronize the carrier
waves with the grid voltages using a Phase Locked Loop (PLL).
5.3.2 Phase Locked Loop
All grid-connected power converters inherently need a phase locked loop (PLL) to remain
in-sync with the grid voltage [109–118]. TPTS is the converter of interest in this thesis
and it is the DC fast charging station as shown in Fig. 5.7. A PLL ensures that the
modulating waves generated are in-sync with the three phase grid voltage, this ensures
near unity power factor operation. The following sections provide details about the PLL
implementation.
Output of PLL is usually sine and cosine signals of unit amplitude, these are called
unit vectors. It is critical to determine the phase angle of the grid for the operation of
power converters connected to the grid. This information also helps in setting the turning
on and off of the power devices. PLLs provide the grid frequency and phase information
which later can be used for control purposes.
A general block diagram for generation of unit vectors by the PLL block is shown
in Fig 5.8. Synchronous reference frame PLL (SRF-PLL) is a widely used PLL for three-
phase grid-connected systems. The systematic design of SRF-PLL has been reported in
literature [119] - [121].
Simplicity in implementation is one of the chief reasons for the popularity of SRF-
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Figure 5.7: TPTS as the DC fast charging station
Figure 5.8: Generic three-phase PLL block diagram
PLL. Low-end digital processors can be used for implementation [122–132].
5.3.3 Review of SRF-PLL
In this Section, the design parameters of the SRF-PLL are explained along with the
details of implementation in a digital controller. The block diagram of the SRF-PLL is
shown in Fig 5.9
The three-phase grid voltages va, vb and vc are sensed, which are then transformed
to α and β frame of reference. The equations governing the abc (three-phase) to αβ















The two-phases generated are phase-shifted by 900. The amplitude of transformed signals
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Figure 5.9: Block diagram representation of SRF-PLL
remain same as that of the input three-phases. Finally, we need one more transformation










The output of the SRF-PLL is θe (estimated phase angle). The rotating reference frame
transformation given by Eqn. 5.2 in vector form can be written as follows,
vd + jvq = (vα + jvβ)e
−jθe (5.3)
⇒ vd = Vm sin(θe − θ) (5.4)
vq = −Vm cos(θe − θ) (5.5)
where vα = -Vm sin(θ) and vβ = Vm cos(θ), with θ being the grid phase angle and which
is equal to ωt. When the difference (θe − θ) → 0, we have
vd ≈ Vm(θe − θ) (5.6)
θe = θ and vd = 0 in steady state.
The three-phase voltages (abc) are first transformed to two-phase (αβ) signals. The
voltages vα and vβ are the voltage vector components with the same amplitude as the
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Figure 5.10: Three-phase (abc) to Two-phase (αβ) transformation
Figure 5.11: Two-phase (αβ) transformation to Rotating Reference (dq)
transformation
grid voltage as shown in Fig. 5.10. The signals vα and vβ are 90
0 apart with vβ lagging
vα. There is a need to transform the voltage vectors in α-β frame to a rotating reference
frame, so that the now generated voltage vectors vd and vq will seem to be constant in
this frame as shown in Fig. 5.11.
In SRF-PLL, d component is chosen as the reactive component and q is chosen as the
active component. In this implementation d component is forced to zero to ensure unity
power factor. The PLL block output is the angle θ which is used to generate reference
three phase current signals. Following section provides the math involved generating the
three carrier waves.
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5.3.4 Carrier Generation
The θ produced from the PLL block, with the help of a sine and cosine lookup table, helps
to generate the iα and iβ signals. These are inturn used to generate the three reference
signals ia, ib and ic. The absolute values of these signals are found out which are |ia|,
|ib| and |ic|. These absolute values of the reference three phase signals are compared and
based on the switching pattern specified in Table 4.2, three carrier waves are generated.
The next section specifies the means to convert these carrier waves to PWM pulses to
switch the IGBTs of the converter.
5.3.5 Pulse Width Modulation
The TMS320F28069 microcontroller has an inbuilt Pulse Width Modulator Module, using
the available period registers a suitable symmetrical triangular waveform with a period of
55 µs or 18 kHz frequency is selected. The peak of the triangular waveform is fixed. Now
the generated carrier wave is compared to this triangular waveform, the PWM pulses
thus produced are taken out through a general purpose input/output pin and given to
the input of the isolated gate driver. The entire operation of the converter combining the
hardware and software operations is explained in the next section.
5.4 Control Algorithm
The entire control algorithm followed is illustrated in Fig 5.12. Based on the switching
combination selected, one of the three carriers are generated. It has to be noted that in
switching pattern II, it is sufficient to identify the minimum of the three phase currents.
In switching pattern I and III the maximum and minimum of the three phase currents
have to be determined for successful carrier generation.
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5.5 Comparing Proposed Technique with Space Vec-
tor Modulation Scheme
The conventional space vector based modulation scheme used trigonometric computations
to calculate on-times of active vector as shown in Table 5.2 [80]. The dwell times are
calculated based on the phase information provided by the PLL block.
Table 5.2: On-times of switching states where 0< θi <
π





















000 1 - Mcosθi
In space vector modulation scheme, it is necessary to identify the sector, this in-
formation helps to compute dwell times for that particular sector. The space vector
diagram is split into six sectors and hence the control algorithm has three trigonometric
computations for each sector. The control algorithm is shown in Fig. 5.13.
In the proposed carrier-based modulation technique, the concept of sectors does not
exist, instead, the maximum, middle and minimum values of the input grid voltages are
determined to generate the modulating wave. The procedure followed to generate the
modulating wave in the proposed scheme is illustrated in Fig 5.14. The code used to
implement the proposed logic is presented in Appendix C.
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Figure 5.13: Flowchart Depict-
ing the Control Algorithm for
Space Vector Modulation
Figure 5.14: Flowchart Depict-
ing the Control Algorithm for
Switching Pattern I
The two modulation schemes are implemented on a TMS320F28069 microcontroller.
The resource consumption of both schemes are compared in Table 5.3. The proposed
scheme was found to be computationally efficient when compared to the SV modulation
scheme for TPTS.
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Table 5.3: Comparing conventional space vector modulation scheme with carrier-




Memory Usage 56 KB 8 KB









Execution Time 32 µs 8 µs
Processor Type Floating-Point Unit Fixed Point Unit
Loop-up Tables 2 None
Trigonometric
Functions




2 Addition and 1
Subtraction




In this chapter the various hardware and software means to implement the carrier based
modulation scheme were described. A brief overview of the specifications of the com-
ponents and devices used for implementation were listed out. The complete algorithm
necessary to generate the various switching patterns was explained. The SV scheme was
compared with the proposed modulation technique based on microcontroller resource
utilization. The carrier-based modulation scheme was found to consume lower digital re-
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sources when compared to the SV modulation scheme. The simulation and experimental




In the previous chapter the hardware and software units used for practical implementation
of the TPTS converter were described with their specifications. This chapter focuses on
the simulation and hardware results.
6.2 Simulation and Hardware Results
All the simulation results obtained from PLECSR© are presented in this chapter along
with the experimental results. The operating parameters of the converter are provided
in Table 6.1. All three carrier waves were used to validate the modulation scheme for
the converter. The implementation of the proposed scheme is as shown in Fig. 6.1. The
TMS320F28069 microcontroller has a PWM module where the generated modulating
wave is compared with the carrier and the generated pulses are fed to the IGBT switches
via gate drivers.
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Figure 6.1: Implementation of the modulation scheme
The following quantities are measured in simulation as well as the hardware which
are also shown in Fig. 6.1. IA, IB and IC are the three phase currents drawn from the
grid. IAref , IBref and ICref are the three phase reference currents which are in sync with
the three phase input grid voltages. All the reference currents are generated by the digital
controller.
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Figure 6.2: Simulation results at
0.5 modulation index
Figure 6.3: Hardware results at
0.5 modulation index
Figure 6.4: Simulation results at
0.5 modulation index
Figure 6.5: Hardware results at
0.5 modulation index
The modulating wave generated by switching pattern I is shown in this section. The
simulation results at modulation index 0.5 and 0.9 for all three phases are shown in Fig
6.2 and Fig 6.4. The modulating wave generated in the microcontroller for a modulation
index of 0.5 and 0.9 for all three phases are shown in Fig 6.3 and Fig 6.5. It can be seen
that the simulation and experimental results are comparable.





Figure 6.6: Simulation results at
0.5 modulation index






Figure 6.8: Simulation results at
0.9 modulation index
Figure 6.9: Hardware results at
0.9 modulation index
The TPTS converter is operated at two modulation indices, 0.5 and 0.9. The DC
electronic load is programmed to draw 5 A in constant current mode. The resultant
simulation and experimental waveforms are shown in Fig. 6.6, Fig. 6.8, Fig. 6.7 and Fig.
6.9. The simulation and experimental results validate the modulation scheme generated
by switching pattern I.
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Figure 6.10: Fourier spectrum at 0.5 modulation index (a) simulation results (b)
Experimental results (X-axis frequency, Y-axis normalized harmonic amplitude)
The Fourier spectrum of the input phase current, IA, for a modulation index of 0.5
is shown. It can be noted from the simulation and hardware results, from Fig. 6.10, that
the magnitude of the switching frequency component, 18 kHz, is negligible.
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Figure 6.11: Fourier spectrum at 0.9 modulation index (a) simulation results (b)
Experimental results (X-axis frequency, Y-axis normalized harmonic amplitude)
The Fourier spectrum for switching pattern I for phase current IA is shown. The
overall THD in the experimental setup improves from 15.9% (for 0.5 modulation index)
to 10% (for 0.9 modulation index).
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Figure 6.12: Simulation results
at 0.5 modulation index
Figure 6.13: Hardware results at
0.5 modulation index
Figure 6.14: Simulation results
at 0.9 modulation index
Figure 6.15: Hardware results at
0.9 modulation index
The modulating wave for switching pattern II is shown in the figures above. In this
pattern, one of the phases is always clamped. The generated modulating wave in the
microcontroller for a modulation index of 0.5 and 0.9 can be seen in Fig. 6.13 and Fig.
6.15.





Figure 6.16: Simulation results
at 0.5 modulation index






Figure 6.18: Simulation results
at 0.9 modulation index
Figure 6.19: Hardware results at
0.9 modulation index
The waveforms of the input phase currents IA and IB along with the reference
currents IAref and IBref for the experimental setup, for a modulation index of 0.5 and 0.9,
is shown in Fig.6.17 and Fig.6.19. It can be noted that the simulation and experimental
waveforms are comparable.
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Figure 6.20: Fourier spectrum at 0.5 modulation index (a) simulation results (b)
Experimental results (X-axis frequency, Y-axis normalized harmonic amplitude)
The Fourier spectrum for switching pattern II for 0.5 modulation index is shown
in Fig. 6.20a and Fig. 6.20b. It can be noted that the harmonic amplitude of the
switching frequency component is low in both simulation and hardware implementation
of the converter.
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Figure 6.21: Fourier spectrum at 0.9 modulation index (a) simulation results (b)
Experimental results (X-axis frequency, Y-axis normalized harmonic amplitude)
The Fourier spectrum of input phase current, IA, is shown Fig 6.21. The harmonic
amplitude of the switching component is much lower compared to the Fourier spectrum
at 0.5 modulation index. The THD reduces from 13.3% to 10% for the hardware setup
at 0.9 modulation index.
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Figure 6.22: Simulation results
at 0.5 modulation index
Figure 6.23: Hardware results at
0.5 modulation index
Figure 6.24: Simulation results
at 0.9 modulation index
Figure 6.25: Hardware results at
0.9 modulation index
The modulating waves for switching pattern III for a modulation index of 0.5 and
0.9 is shown in Fig. 6.23 and Fig. 6.25. In this pattern, none of the phases are clamped
in a switching time period.





Figure 6.26: Simulation results
at 0.5 modulation index






Figure 6.28: Simulation results
at 0.9 modulation index
Figure 6.29: Hardware results at
0.9 modulation index
The waveforms of the measured input phase currents, IA and IB for a modulation
index of 0.5 and 0.9 is shown in Fig. 6.27 and Fig. 6.29. The measured and the simulated
waveforms are almost identical in nature.
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Figure 6.30: Fourier spectrum at 0.5 modulation index (a) simulation results (b)
Experimental results (X-axis frequency, Y-axis normalized harmonic amplitude)
The Fourier spectrum of the converter for a modulation index of 0.5 is shown in
this section. The harmonic amplitude of the switching component is very low. There is
an increase in the amplitude at 4 kHz as shown in Fig 6.30a and below 2 kHz as shown
in Fig. 6.30b.
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Figure 6.31: Fourier spectrum at 0.9 modulation index (a) simulation results (b)
Experimental results (X-axis frequency, Y-axis normalized harmonic amplitude)
The Fourier spectrum of the input current, IA is shown in Fig. 6.31a and Fig. 6.31b.
There is a marked improvement in the THD values in the hardware setup from 15.6% at
0.5 modulation index to 10.3% at 0.9 modulation index.
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6.3 Efficiency Analysis


























Where T is the fundamental time period, Eon and Eoff is the energy loss during the
turning on and turning off of the IGBT. ERev is the energy loss during reverse recovery
duration of the diode.
The output efficiencies of switching pattern I, switching pattern II and switching
pattern III at 500 VDC , 80 ADC at a power rating of 40 kW are 98.4%, 97.8% and
98% respectively. The output characteristics of the active devices at different junction
temperatures along with their loss distribution is shown in Appendix F. The following
conclusions can be drawn by inspecting the loss distribution:
• Switching pattern I is the most efficient and around 50% of the losses are due to
IGBTs
• Switching pattern II is the least efficient
• In all the switching patterns the switching loss of the diodes are negligible
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6.4 Total Harmonic Distortion
The Total Harmonic Distortion (THD) numbers for each switching pattern and for dif-
ferent modulation indices are given in Table 6.2. The THD values can be lowered below
5% to comply with the IEEE 1547 standard by increasing the power rating of the con-
verter. The THD can also be lowered by Zero Voltage Switching (ZVS) operation of the
converter [133]. The PLECSR© software package was used to calculate THD values for
simulation and experimental implementation of the TPTS converter.











0.9 8.9 % 10.3%
6.5 Discussion
In the experimental waveforms it can be observed that the phase currents track the
reference currents. It can also be seen that at lower modulation indices, at 0.5, the
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switching current ripple in input phase currents is more pronounced. A DC electronic
load, Chroma 63804, was selected to emulate the behavior of a Energy Storage System.
The load was programmed to operate in Constant Current mode drawing a constant
current of 5 A. The converter was operated at different modulation indices.
6.6 Summary
In this chapter the simulation and experimental results of the TPTS converter were
presented. It was observed that the reference and phase currents were nearly in-phase
thereby maintaining near unity power factor operation of the converter. The conclusions
drawn from the implementation of the carrier based modulation scheme on the TPTS
converter will be described in the next chapter.
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Chapter 7
Overview and Future Work
7.1 Overview
Fast charging of energy storage systems continues to be a daunting task in power elec-
tronics engineering. This thesis proposes a new computationally efficient carrier-based
modulation scheme for the TPTS converter, the converter could eventually be used as
a single-stage charger to rapidly charge EV batteries. The thesis begins by reviewing
the current status of charging solutions presently available. It was seen that a number
of three phase front end rectifier based topologies have been proposed to act as DC fast
charging station. TPTS rectifier has been extensively used in telecom power supplies,
and can also be considered for DC fast charging applications, due to its high efficiency
and wide output voltage range.
The following chapter briefly explains the development of the TPTS rectifier from
single phase buck rectifier. Later on, the popular Space Vector Modulation scheme used
for TPTS is described. Various switching combinations possible for a particular arrange-
ment of active and zero vectors are presented.
Few patterns are selected from the available switching combinations. From these
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patterns simplified carrier waves are generated. These carrier waves reduce the complex-
ity of the modulation scheme for the TPTS converter. The carrier wave based modulation
scheme enables simpler implementation and control as it reduces mathematical compu-
tations.
The complete implementation process involving the selected hardware components
along with the control algorithm in the software is described. Features and functions of
each hardware and software component is explained.
Finally, all the three carrier waves generated are used to test the TPTS converter
at various modulation indices. Simulation and experimental results are presented. Effi-
ciencies for each carrier wave are found out and the loss distribution among the active
components is presented.
7.2 Suggested Future Work
There are several possibilities to improve the converter stage and modulation scheme
presented in this thesis. The following topics can be explored in the future:
• Use of Wide Bandgap devices: The current hardware setup used only Silicon
(Si) based components. In order to improve the overall efficiency and reduce the
volume occupied by the TPTS converter, the possibility of using Wide Bandgap
(WBG) devices such as Silicon carbide (SiC) based diodes along with Gallium ni-
tride (GaN) or Silicon carbide (SiC) based switches can be explored. Soft switching
of the devices is an alternative method which would help in improving efficiency.
• Interleaving of TPTS converters: Parallel operation of several TPTS converters
will help increase system power rating. TPTS can be used along with other popular
three phase topologies to improve system reliability. Power sharing algorithm can
be used in the interleaved converters.
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• Generation of additional modulating waves: The present research work fo-
cuses on symmetric switching patterns where the redundant switching state is placed
in the center. Rearrangement of active and zero states in various combinations can
be explored to derive more modulating waves. The generated carrier-based mod-
ulation schemes can be compared with existing space vector modulation and the
proposed carrier-based modulation schemes.
• Implementation of various control algorithms: In the present implementation
of carrier-based modulation scheme, among the three schemes, at any given point of
time, one of them is used to control the converter. Control algorithms such as the
model predictive control techniques can be employed to improve the performance
of the converter. The model predictive control provides an optimized method to
control the TPTS converter.
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• SAE J1772 : A standard for electrical connectors for EVs by the Society of Auto-
motive Engineers(SAE)
• UL 2202: Electric Vehicle (EV) Charging System Equipment.
• IEC 60950: Safety of Information Technology Equipment.
• IEC 61851-21: Electric Vehicle Conductive Charging System - Part 21: Electric
Vehicle Requirements for Conductive Connection to an AC/DC Supply.
• IEC 61000: Electromagnetic compatibility (EMC).
• ECE R100: Protection against Electric Shock.
• ISO 6469-3: Electric Road Vehicles - Safety Specifications - Part 3: Protection of
Persons Against Electric Hazards.
• ISO 26262: Road Vehicles - Functional safety.




• FCC Part 15 Class B: The Federal Code of Regulation (CFR) FCC Part 15 for
EMC Emission Measurement Services for Information Technology Equipment. In
addition, it may be affected by high temperatures, vibration, dust, and other pa-
rameters which comprise the operating environment. Therefore, the charger must
meet the following Operating Environment:
1. IP6K9K, IP6K7 protection class.
2. -40C to 105C ambient air temperature.
• IEEE Standard 1547: The total harmonic distortion of the introduced current in
























































EPwm7Regs.TBPRD = dPrdscale; //4000L
EPwm7Regs.TBCTR = 0;
EPwm7Regs.CMPA.half.CMPA = dPrdscale /2;// 0x6000;
109
EPwm7Regs.CMPB = dPrdscale /2;// 0x3000;
EPwm7Regs.CMPCTL.all = 0x0000;
EPwm7Regs.AQCTLA.bit.ZRO = 2;













EPwm7Regs.DBCTL.bit.IN_MODE = 0; //pwma used for both A & B
EPwm7Regs.DBCTL.bit.HALFCYCLE = 1;
EPwm7Regs.ETSEL.bit.INTSEL = 1;
















EPwm8Regs.TBPRD = dPrdscale; //0xC000;
EPwm8Regs.TBCTR = 0;
EPwm8Regs.CMPA.half.CMPA = dPrdscale /2;// 0x6000;
EPwm8Regs.CMPB = dPrdscale /2;// 0x3000;
EPwm8Regs.CMPCTL.all = 0x0000;
EPwm8Regs.AQCTLA.bit.ZRO = 2;













EPwm8Regs.DBCTL.bit.IN_MODE = 0; //pwma used for both A & B
EPwm8Regs.DBCTL.bit.HALFCYCLE = 1;
EPwm8Regs.ETSEL.bit.INTSEL = 1;
















EPwm1Regs.TBPRD = dPrd; //0xC000; CHANGES
EPwm1Regs.TBCTR = 0;
EPwm1Regs.CMPA.half.CMPA = 0;// 0x6000;
EPwm1Regs.CMPB = 0;// 0x3000;
EPwm1Regs.CMPCTL.all = 0x0000;
EPwm1Regs.AQCTLA.bit.ZRO = 2;











EPwm1Regs.DBCTL.bit.OUT_MODE = 3; // 1 PWMXB AND 1 FOR PWMXA
EPwm1Regs.DBCTL.bit.POLSEL = 0; // 0 - S3 , 0 - S2 no inversion
EPwm1Regs.DBCTL.bit.IN_MODE = 2; //1 - S5 , 0 - S4 SLIDE 31 OF EPWM
EPwm1Regs.DBCTL.bit.HALFCYCLE = 1;
EPwm1Regs.ETSEL.bit.INTSEL = 1;




EPwm1Regs.ETSEL.bit.SOCAEN = 1; // Enable SOC on A group
EPwm1Regs.ETSEL.bit.SOCASEL = 4; // Select SOC from CMPA on upcount
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EPwm1Regs.ETPS.bit.SOCAPRD = 1; // Generate pulse on 1st event
}
void Init_Epwm2 (void){









EPwm2Regs.TBPRD = dPrd; //0xC000;
EPwm2Regs.TBCTR = 0;
EPwm2Regs.CMPA.half.CMPA = 0;// 0x6000;
EPwm2Regs.CMPB = 0;// 0x3000;
EPwm2Regs.CMPCTL.all = 0x0000;
EPwm2Regs.AQCTLA.bit.ZRO = 2;











EPwm2Regs.DBCTL.bit.OUT_MODE = 3; // 1 PWMXB AND 1 FOR PWMXA
EPwm2Regs.DBCTL.bit.POLSEL = 0; // 0 - S3 , 0 - S2 no inversion








EPwm2Regs.ETSEL.bit.SOCAEN = 1; // Enable SOC on A group
EPwm2Regs.ETSEL.bit.SOCASEL = 4; // Select SOC from CMPA on upcount




#define TwoByThree 21845 // 0.66*2^15
#define OneByThree 10922 // 0.33*2^15
#define OneBySqrRtThree 18918 // 0.577*2^15
#define KiTs 29949 // 116.992*2^8 // 116.992*2^6 // ki = kp Ts b w ^2 =
128.17*0.1666m*128.17^2
#define Kp 32811 // 128.17*2^8 // 128.17 * 2^6 // 64*2^6 4101
#define Ts 29826 // 1/18k*2^29 // 6kHz 0r 0.1666m * 2^29
#define Half 16384 // 0.5 * 2 ^15
#define RootThreeByTwo 28378 // 0.866*2^15
//int Kp=4096, KiTs = 11140,
int filter = 1500;
//#define FeedFwd 15360 // 60*2^8 (2*pi) is in theta in isr
Int16 alpha=0, beta=0, d=0, q=0, i=0, j=0,PI=0, set=15, h, h2 , h3 ,si ,co ,
fsat =4021, FeedFwd = 24128; // 2*pi*60= 377*2^6 = 24127, 2*pi*10Hz*2^6 =
4021
Int32 Ph_90 = 1073741824L, k, h1;//, FeedFwd = 193019L; // theta_digi =
[theta_raq * (1024) /(360) ]*2^22; Theta_req = 90deg Ph_180 = 2147483648L,
Int32 thetaN =0; // see PLL_jan25_2017.plecs
int volatile static spibpha , spibphb , spibphc , spibphp , spibphq , spibphr ,
spibphx , spibphy , spibphz , spiadcdata , spiadcdatb , spiadcdatc;
114
int v1 , v2 , v3 , kaynew =22872 , v1x ,v2x ,v3x; // kaynew =15872 , kaynew =24872 ,
final = 22872
Int16 dPrd = 4999, dPrdscale = 4000, TimerCounter = 0, y1=0, y2=0, y3=0,
e1 ,e2 ,e3 , run;
Uint32 theta_va = 715827882L, theta_vb , theta_vc; // theta_digi = [theta_raq *
(1024) /(360) ]*2^22; Theta_req = 120 deg // 30deg = 357913941L // 60deg =
715827882L //90 = 1073741823L // 180 = 2147483646L
Int16 freq_v = 60, ma_v , va , vb , vc , COM_VA , COM_VB , COM_VC;
int COM_IAx ,COM_IBetx , COM_IAlpx , COM_IBx , COM_ICx , sdata=0x87 , rdata;
Uint16 freq = 15360; // 60*2^8
Uint32 theta_ia =0, theta_ib , theta_ic; //,Ph_90 = 1073741824L;
Int16 ma_i , ian , ibn , icn , ia , ias , ib , ibs , ic , ics , mod_a , mod_b , mod_c ,
mod_as , mod_bs , mod_cs , COM_IA , COM_IB , COM_IC , COM_ID , v1n , v2n , v3n ,
i_alp=0, i_bet=0, ialps , ibets;
void Pll_Block (void) {
alpha = QMul(TwoByThree ,v1x ,15) - QMul(OneByThree ,v2x ,15) -
QMul(OneByThree ,v3x ,15);
beta = QMul(OneBySqrRtThree ,v2x ,15) - QMul(OneBySqrRtThree ,v3x ,15);
q = QMul(sinei[( theta_ia+Ph_90) >>22],alpha ,15)+
QMul(sinei[theta_ia >>22],beta ,15);
d = -QMul(sinei[theta_ia >>22],alpha ,15) +
QMul(sinei [( theta_ia+Ph_90) >>22],beta ,15);
i += QMul(KiTs ,(-q) ,15); // 8,15 >>15





v1 = (spibphb <<5) | (spibphc >>3);
v2 = (spibphq <<5) | (spibphr >>3);
v3 = (spibphy <<5) | (spibphz >>3);
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// DAC
SpiaRegs.SPITXBUF = 0x0000 | COM_IAx; // mod_as ;//( ias+0x0000) & 0x0fff;
//( mod_a+0 x0800) & 0x0fff; //( theta_ia >>20); //(((( spibphb <<5) |
(spibphc >>3))+0 x0800) & 0x0fff);
SpiaRegs.SPITXBUF = 0x1000 | COM_ICx; // mod_bs;
//( mod_a+0 x0800) & 0x0fff;
SpiaRegs.SPITXBUF = 0x2000 | COM_ICx; // mod_cs;
//( mod_c+0 x0800) & 0x0fff;
SpiaRegs.SPITXBUF = 0x3000 | COM_ICx;
}
__interrupt void PhaseChange(void) {
spi_b_read_write ();
GpioDataRegs.GPADAT.bit.GPIO21 = 1;
ma_i = 13107L; // 0.9= 29491L, 0.8 = 26214L, 0.7 = 22937L, 0.6 = 19660L,





v1x = (AdcResult.ADCRESULT0 - 2048L); //(AdcResult.ADCRESULT0 - 2048L);
v2x = (AdcResult.ADCRESULT1 - 2048L); //(AdcResult.ADCRESULT1 -
2048L);
v3x = (AdcResult.ADCRESULT2 - 2048L);
e1 = v1x - y1;
y1 = y1+ QMul(e1,filter ,15);
y1+=QMul(e1,filter ,15);
e2 = v2x - y2;
y2 = y2+ QMul(e2,filter ,15);
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y2+=QMul(e2,filter ,15);
e3 = v3x - y3;
y3 = y3+ QMul(e3,filter ,15);
y3+=QMul(e3,filter ,15);
AdcRegs.ADCINTFLGCLR.bit.ADCINT1 = 1;
Uint16 abs_ia , abs_ib , abs_ic;
theta_va +=238609L*freq_v;
theta_vb =theta_va +1431655765L; // [120 deg * (1024) /(360) ]*2^22 =
1431655765L
theta_vc =theta_vb +1431655765L;
va = QMul(ma_v ,sinev[theta_va >>22] ,15);
vb = QMul(ma_v ,sinev[theta_vb >>22] ,15);
vc = QMul(ma_v ,sinev[theta_vc >>22] ,15);
// ////////////////////////////////////////////////////////////////////////
Pll_Block ();
//if( d > ( -3000) && d <= (3000)){
if(q <=2000){
// if(d <=1500){
//if (d <13107) // d = 0.4*2^15
theta_ia +=932L*j; // delta = 1024*2^(22 -8) *(1/18 kHz) // j is in 2^8
// theta_ia +=593L*j; // delta = 1024*2^(22 -6) /(2*pi*18 kHz) // j rad/s & in 2^6
// theta_ia +=1780L*j; //delta = 1024*2^(22 -6) /(2*pi*6kHz) = //
theta_ib =theta_ia +1431655765L; // [120 deg * (1024) /(360) ]*2^22 = 1431655765L
theta_ic =theta_ib +1431655765L;
// ////////////////////////////////////////////////////////////////////////////
i_alp = QMul(ma_i ,sinei[( theta_ia) >>22],15); // 4b
i_bet = -QMul(ma_i ,sinei[( theta_ia+Ph_90) >>22],15);
ia = i_alp;
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ib = -QMul(Half ,i_alp ,15) + QMul(RootThreeByTwo ,i_bet ,15);






if (abs_ia >= abs_ib && abs_ia >= abs_ic){ // max = 1; mid = mid; min = max
if (abs_ib >= abs_ic){
mod_a = dPrd;
mod_b = QMul(dPrd ,abs_ib ,15);




mod_b = QMul(dPrd ,abs_ia ,15);
mod_c = QMul(dPrd ,abs_ic ,15);
}
}
if (abs_ib >= abs_ia && abs_ib >= abs_ic ){
if(abs_ia >= abs_ic){
mod_a = QMul(dPrd ,abs_ia ,15);
mod_b = dPrd;
mod_c = QMul(dPrd ,abs_ib ,15);
}
else {
mod_a = QMul(dPrd ,abs_ib ,15);
mod_b = dPrd;




if (abs_ic >= abs_ia && abs_ic >= abs_ib){
if (abs_ib >= abs_ia){
mod_a = QMul(dPrd ,abs_ic ,15);




mod_a = QMul(dPrd ,abs_ia ,15);






if (abs_ia >= abs_ib && abs_ia >= abs_ic){ // max = max ; mid = mid ; min = 1
if (abs_ib >= abs_ic){
mod_a = QMul(dPrd ,abs_ia ,15);




mod_a = QMul(dPrd ,abs_ia ,15);
mod_b = dPrd;
mod_c = QMul(dPrd ,abs_ic ,15);
}
}
if (abs_ib >= abs_ia && abs_ib >= abs_ic ){
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if(abs_ia >= abs_ic){
mod_a = QMul(dPrd ,abs_ia ,15);





mod_b = QMul(dPrd ,abs_ib ,15);
mod_c = QMul(dPrd ,abs_ic ,15);
}
}
if (abs_ic >= abs_ia && abs_ic >= abs_ib){
if (abs_ib >= abs_ia){
mod_a = dPrd;
mod_b = QMul(dPrd ,abs_ib ,15);
mod_c = QMul(dPrd ,abs_ic ,15);
}
else {
mod_a = QMul(dPrd ,abs_ia ,15);
mod_b = dPrd;





if (abs_ia >= abs_ib && abs_ia >= abs_ic){ // max = max ; mid = mid ; min = max
if (abs_ib >= abs_ic){
mod_a = QMul(dPrd ,abs_ia ,15);
mod_b = QMul(dPrd ,abs_ib ,15);




mod_a = QMul(dPrd ,abs_ia ,15);
mod_b = QMul(dPrd ,abs_ia ,15);
mod_c = QMul(dPrd ,abs_ic ,15);
}
}
if (abs_ib >= abs_ia && abs_ib >= abs_ic ){
if(abs_ia >= abs_ic){
mod_a = QMul(dPrd ,abs_ia ,15);
mod_b = QMul(dPrd ,abs_ib ,15);
mod_c = QMul(dPrd ,abs_ib ,15);
}
else {
mod_a = QMul(dPrd ,abs_ib ,15);
mod_b = QMul(dPrd ,abs_ib ,15);
mod_c = QMul(dPrd ,abs_ic ,15);
}
}
if (abs_ic >= abs_ia && abs_ic >= abs_ib){
if (abs_ib >= abs_ia){
mod_a = QMul(dPrd ,abs_ic ,15);
mod_b = QMul(dPrd ,abs_ib ,15);
mod_c = QMul(dPrd ,abs_ic ,15);
}
else {
mod_a = QMul(dPrd ,abs_ia ,15);
mod_b = QMul(dPrd ,abs_ic ,15);





COM_IA = QMul(ias ,dPrd /2 ,15)+dPrd /2;
EPwm1Regs.CMPA.half.CMPA = mod_a;
COM_IB = QMul(mod_b ,dPrd /2 ,15)+dPrd /2;
EPwm1Regs.CMPB = mod_b;
COM_IC = QMul(mod_c ,dPrd /2 ,15)+dPrd /2;
EPwm2Regs.CMPA.half.CMPA = mod_c;
// ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
mod_as = QMul(mod_a ,11000L,15);
mod_bs = QMul(mod_b ,11000L,15);
mod_cs = QMul(mod_c ,11000L,15);
ias = QMul(ia ,kaynew ,15);
ibs = QMul(ib ,kaynew ,15);
ics = QMul(ic ,kaynew ,15);
ialps = QMul(i_alp ,kaynew ,15);
ibets = QMul(i_bet ,kaynew ,15);
COM_IAx = QMul(ias ,dPrd /2,15)+dPrd /2;
COM_IAlpx = QMul(ialps ,dPrd /2,15)+dPrd /2;
COM_IBetx = QMul(ibets ,dPrd /2,15)+dPrd /2;
EPwm7Regs.CMPA.half.CMPA = mod_a; // 2000L 0x07d0; SpibRegs.SPIRXBUF;
COM_IBx = QMul(ibs ,dPrd /2,15)+dPrd /2;
EPwm7Regs.CMPB = mod_b; // 500L , 0x01f4;
COM_ICx = QMul(ics ,dPrd /2,15)+dPrd /2;
EPwm8Regs.CMPA.half.CMPA = mod_c;
COM_ID = QMul(ic,dPrd /2 ,15)+dPrd /2;
EPwm8Regs.CMPB = 0x07d0 ;
GpioDataRegs.GPADAT.bit.GPIO21 = 0;
// GpioDataRegs.GPADAT.bit.GPIO11 = 0;
// ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////










EPwm7Regs.ETCLR.bit.INT = 1; // Clear INT flag for this timer
PieCtrlRegs.PIEACK.bit.ACK3 = 1; //
EPwm8Regs.ETCLR.bit.INT = 1; // Clear INT flag for this timer






































Figure D.3: PCB of the voltage sensor and AFE
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Figure D.4: Schematic of one leg of TPTS
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Figure E.1: Voltage Sensor LV20-P
The maximum primary rms current that can be drawn is 10 mA and maximum
secondary rms current that can be drawn is 25 mA in LV20-P. In this design, +208
√
2
corresponds to +5 V and -208
√




Ioutput = 2.5 ∗ Iin (E.1)
Vout = Iout ∗RM (E.2)
5V = 2.5 ∗ Iin ∗RM (E.3)








RM = 203Ω (E.6)
Appendix F
Efficiency Analysis
The efficiency of the converter was determined by calculating the contribution of power
loss of the IGBT [105] and diode [106]. Following sections provide plots from the
datasheets of the active devices, the data obtained from these plots was used to cal-
culate power loss by using the PLECSR© simulation package.

















VGE = 15 V, VCE at TJ  = 25
0 C





















VGE = 15 V, VCE at TJ  = 150
0 C
Figure F.2: Output Characteristics at TJ = 150
0 C















Eoff at TJ  = 25
0 C
Eoff at TJ  = 150
0 C
Figure F.3: Switching Energy Loss vs Collector Current during Turn-Off Duration
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Eon at TJ  = 25
0 C
Eon at TJ  = 150
0 C
Figure F.4: Switching Energy Loss vs Collector Current during Turn-On Duration




















Figure F.5: Plot of Voltage across the diode vs current through it during conduction
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ERev at TJ  = 25
0 C
Figure F.6: Plot of energy vs current during reverse recovery at 250 C
























ERev at TJ  = 125
0 C
Figure F.7: Plot of energy vs current during reverse recovery at 1250 C
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Figure F.8: Loss distribution between the active devices for switching pattern I
Figure F.9: Loss distribution between the active devices for switching pattern II
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Figure F.10: Loss distribution between the active devices for switching pattern III
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